Abstract
This paper describes a GPS software receiver design made of inexpensive and physically small hardware components. The small embedded platform, known as the Parallella-16 computer has been utilized in conjunction with a commercial RF front-end to construct a 4-channel real time software GPS receiver. The Parallella-16 board is a kickstarter-funded platform consisting of a dual-core ARM A9 CPU, an integrated FPGA and a 16-core coprocessor known as the Epiphany. The main contribution in this paper has been the development of a GPS tracking algorithm, which utilizes the parallelism in the Epiphany processor. The total cost of the hardware is below 150$ and the size is comparable to a credit-card. The receiver has been developed for research in GNSS/INS integration on small Unmanned Aerial Vehicles (UAVs).
| Original language | English |
|---|---|
| Title of host publication | Proceedings of the 28th International Technical Meeting of the Satellite Division of The Institute of Navigation (ION GNSS+ 2015) |
| Publisher | Institute of Navigation |
| Pages | 3171-3177 |
| Number of pages | 7 |
| ISBN (Electronic) | 978-151081725-8 |
| Publication status | Published - 2015 |
| Externally published | Yes |
| Event | 28th International Technical Meeting of the Satellite Division of the Institute of Navigation, ION GNSS 2015 - Tampa, United States Duration: 14 Sept 2015 → 18 Sept 2015 |
Conference
| Conference | 28th International Technical Meeting of the Satellite Division of the Institute of Navigation, ION GNSS 2015 |
|---|---|
| Country/Territory | United States |
| City | Tampa |
| Period | 14/09/15 → 18/09/15 |
Programme Area
- Programme Area 1: Data
Fingerprint
Dive into the research topics of 'Software-defined GPS receiver Implemented on the Parallella-16 Board'. Together they form a unique fingerprint.Cite this
- APA
- Author
- BIBTEX
- Harvard
- Standard
- RIS
- Vancouver